Abstract -In this paper, we propose a novel algorithm for synthesizing the pipeline structures with variable data initiation intervals (DIIs). Compared to previous researches where the pipeline synthesis is confined to those with fixed DIIs, the proposed algorithm tries to optimize the pipeline latency by fully utilizing hardware resources to which abstract operations in high-level design descriptions are assigned.
Introduction
High level synthesis is a design automation process that generates RTL (Register Transfer Level) hardware from behavioral descriptions. The process consists of two major steps: scheduling and module allocation. In the scheduling process, a specific time step is determined for each of the operations in input descriptions such that the design constraints (area, delay, power consumption, etc.) are satisfied while the other factors are optimized. In the module allocation process, operations and variables are assigned to FUs (Functional Units) and memory units, respectively, and interconnections among those modules are constructed by buses and/or multiplexors.
Pipelining
Pipelining takes the approach of splitting the function to be performed into smaller pieces and allocating separate hardware to each piece, termed a stage. Pipelining provides a way to start a new task before an old one has been completed. Hence the completion rate is not a function of the total processing time, but rather of how soon a new process can be introduced, i.e., data initiation interval. [5] [10] Pipeline technique is essential for repetitive computations for consecutive data as in digital signal processing. The higher is the abstraction level of design automation, the wider is the design space to explore. [6] It is very difficult to devise an efficient high-level synthesis algorithm that allows exhaustive search possibilities in the design space. To overcome this problem, application area of a high-level synthesis system is specified to a certain target architecture so that the system can synthesize the datapath optimized in the frame of the target architecture. Pipeline structures have been popularly employed for highperformance system designs. Pipelining is a powerful technique used for achieving high throughput in digital system. [5] The synthesis of pipelined datapaths has been addressed in a number of systems; Sehwa [7] , PISYN [3] , HAL [9] . each system has its own scheduling and module allocation algorithm. Sehwa and PISYN systems employ a list scheduling algorithm using the priority functions based on urgency and freedom, respectively. HAL system uses a force directed scheduling algorithm, which constructs a schedule for one operation in each iteration to make equi-distribution of operations among control steps for maximal hardware utilization. Target architecture , while I1 and I2 are served in functional units F3/F4 and  F1/F2, respectively. For example, IS = (1,2,1,2) is not an AIS, because there exists an integer t = 2, which makes the same sequence. Given initiation sequence can be written IS = (1,2), which is acyclic. In Fig. 1 , we can find that functions F0, F2, F4 performed at the same time, as are functions F1 and F3. We can group the functions into two clusters; { F0, F2, F4 } and { F1, F3 }. Any functions belonging to the same cluster cannot be performed at the same FU, while functions belonging to different clusters can be. Pipeline partitions are defined to represent the sets of time-overlapping stages that are executed concurrently on consecutive data. In Fig. 1 , sets {S0, S2, S4} and {S1, S3} are two pipeline partitions. It is noticeable that the number of pipeline partitions is equal to DII value. It is impossible for operations in a pipeline partition to share hardware resources, while operations in different pipeline partitions are allowed to do so. Most of pipeline synthesis systems employ scheduling and module allocation algorithms exploiting this fact. 
Fig . 2 shows the hardware usage for pipeline structures supporting fixed and variable DIIs. For the 6-stage pipeline whose DII is 2, three adders and three subtractors are required as shown in Fig. 2 (a) . For efficient utilization of hardware, delay insertion method has been proposed and used popularly [7] . A pipeline cannot sustain initiations at the maximum possible rate due to the collisions within the pipeline that prevent new operations from being initiated at certain crucial instants of time. By adding delays within the pipeline, it is always possible to attain maximum performance. Although the delays lengthen the total transit time through the pipeline, they increase the rate at which operations terminate if they remove collision that restricts the initiation rate.
[10] By inserting a delay element in the pipeline of Fig. 2 (a) , efficient hardware sharing can be obtained as shown in Fig. 2 (b) . This pipeline structure requires two adders and two subtractors. Fig. 2 (c) shows the pipeline structure with DIIs alternating between 1 and 2. In the pipeline, two adders and two subtractors are required, each of which is fully utilized at all partitions. It is an efficient structure both in area and in performance. The throughput is increased from 1/2 to 1/1.5 without much hardware overhead. 
B. Definitions
Data initiations in the pipeline whose IS = (1, 2) and IT = (0, 1, 3) are shown in Fig. 3 . The number below the absolute time k (in the second row) represents the total number of data initiations by time k. The number of data initiations during the time interval corresponding to a horizontal line segment is equal to the size of IS. As the number of horizontal line segments by time k, excluding the segment to which k belongs, is k/t 2 , the number of data initiations amounts to k/t 2 *2. In the horizontal line segment to which time k belongs, two
In the pipeline structures with fixed DII, the concept of pipeline partition is important for understanding hardware sharing scheme and for the design of synthesis algorithms. Several terms are formally defined, which are needed to describe the proposed algorithm for synthesizing the pipeline structures with variable DIIs.
Definition 1. (Initiation interval Sequence, IS)
Initiation interval sequence is a sequence which represents varying DIIs. In the pipeline structure with variable DIIs represented by initiation interval sequence IS = (I 0 , I 1 , ..., I L-1 ), the i-th task is initiated at I i-1 time unit after the (i-1)st task has been initiated. The size of IS is represented by IS . In the sequence of IS = (I 0 , I 1 , ..., I L- data initiations occur. This number is obtained from j + 1, where j is an integer satisfying t j ≤ k mod t 2 < t j+1 . In the Figure, we can find that t 1 ≤ k mod t 2 < t 2 is satisfied and determine j to 1. From this argument, the number of data initiations can be generalized as follows.
For k1, k2 such that 0 ≤ k1< k2 < t L , if there exists j satisfying t j ≤ k1, k2 < t j+1 , P k1 is different from P k2 . It is due to the fact that their minimum stage indices s min,k1 and s min,k2 are different. If not, which means j1 ≠ j2, there is no same sequence starting from different I i . Hence P k1 is different from P k2 . By this argument, it is concluded that there are N p different pipeline partitions • For a given initiation sequence IS = (I 0 , I 1 , ..., I L-1 ), and/or initiation time sequence IT = (t 0 , t 1 , ..., t L ), the number of data initiations by time k is obtained by equation (2) .
where j is an integer satisfying t j ≤ k mod t L < t j+1 .
We can represent the stages activated at time k by using the minimum stage index and the incremental indices. The space-time diagram for the pipeline of Fig. 3 is shown in Fig. 4 . From the figure, the stages activated at time k are s1, s2, s4, s5. The minimum stage index is 1 and the incremental indices are 1, 2, 1. Thus, P 0 becomes { s0, s2, s3, s5 }. In the same way, pipeline partitions P 1 and P 2 are calculated, resulting in P 1 = { s0, s1, s3, s4 } and P 2 = { s1, s2, s4, s5 }.
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C. Synthesis of pipeline structures with variable DIIs

1) Pipeline Scheduling
Synthesis of the pipeline structures with variable DIIs consists of pipeline scheduling, module allocation, and control generation. In the pipeline scheduling process, the stage is determined for each operation so that maximal sharing of FU can be achieved. To support variable DIIs in pipeline scheduling, the pipeline partition formally defined in section 3.B is derived and utilized for possible resource sharing. Throughout the scheduling process, the time frame interval for each abstract operation is calculated and maintained as a scheduling state. At an intermediate state of the pipeline scheduling process, each operation has its time frame interval, [b opn ,e opn ]. The objective function of the pipeline scheduling is defined as the measure of equi-distribution of operations to pipeline partitions and can be calculated by the time frame intervals. The probability that operations of type 'OP' belong to stage i, p OP (i), is the normalized form of the distribution graph [9] and is given by equation (8), where N OP is the number of operations of type OP and Prob(opn, i) is the probability that an operation 'opn' is scheduled at stage i. The minimum stage index is determined by the time difference between the current time and the last data initiation time. The minimum index among the stages activated at time k becomes k -(t 2 * k/t 2  + t 1 ), because the last data initiation occurs at (t 2 *k/t 2  + t 1 ). This argument can be generalized as follows:
For a given initiation sequence IS = (I 0 , I 1 , ..., I L-1 ), and/or initiation time sequence IT = (t 0 , t 1 ,..., t L ), the minimum index of the stages activated at time k, s min,k , is given by equation (3) . where Prob(opn,i) =  where j is an integer satisfying t j ≤ k mod t L < t j+1 , and N stage is the number of stages  0 otherwise The probability that operations of type OP belong to pipeline partition P k is given in equation (9), where the sum is taken over all the stages in the pipeline partition.
Theorem 1. (Number of pipeline partitions)
In a pipeline structure with the acyclic IS = (I 0 , I 1 , ..., I L-1 ), there are Σ 
where j is an integer satisfying t j ≤ k mod t L < t j+1 . Thus, the set of stages activated at time k+t L , P k+t L , is equal to P k . By restricting k to 0 ≤ k < t L , equations (2), (3), (4) can be simplified and given by equations (5), (6), (7).
The value of H(OP) lies between 0 and 1. When all the pipeline partitions have the same probability, H(OP) becomes 1. If the probability that operations of a given type belong to a pipeline partition is 1, i.e., when all the operations are concentrated on a certain pipeline partition, the H(OP) becomes 0. The objective function for a scheduling state S is the form of weighted sum of the entropy functions for all operation types and is given by equation (11), where the weight w(OP) for operation type OP is defined by the area and the number of appearances of the OP type operations in the behavioral description. The maximal sharing of a functional unit can be achieved by maximizing the objective function.
in Fig. 6 (b) . From the graph, a pipeline structure requiring two adders can be designed. One adder performs the virtual operations (+3 1 , +2 3 , +2 4 ) and the other one performs (+1 4 , +1 5 , +3 2 ). Fig. 7 shows the synthesized hardware for the pipelined execution of the tasks shown in Fig. 2 (c) . The datapath is presented in Fig. 7 (a) and the controller description in TT format is shown in Fig. 7 (b) . Allocation results for the virtual operations are presented in Table 1 The proposed scheduling algorithm generates a schedule that uses the minimum number of FUs while meeting given constraints of the number of stages and IS. The algorithm is of iterative/constructive nature in that it constructs schedule incrementally. From the initial state in which the time frame interval is set by ASAP and ALAP schedules, a neighbor state with the highest priority function is selected in each iteration. The scheduling process under the time constraint in DII and stage number is summarized in Fig. 5 .
Experimental Results
Step 1: Set the initial scheduling state where the time frame interval of each operation is determined by ASAP and ALAP schedulings. Step 3: Make transition to the neighbor state with the highest priority function.
Step 4: If there remain unfixed nodes, go to Step 2. Table 1 . Results of functional unit allocation. For experiments, synthesis has been performed for the high-level synthesis benchmark circuits; 16-point FIR filter, 5th order elliptic filter, and AR filter. Table 2 shows the synthesis results for a 16-point FIR filter. These results are obtained with the design constraints of 6-stage pipeline. When fixing DII to 5, synthesized datapath consists of 4 adders, 2 multipliers, 23 two-input MUXes, and 46 latches. The gate count of its controller amounts to 32. Pipelined datapath with initiation sequence of (4, 5) needs the same number of FUs; 4 adders and 2 multipliers. Total gate count has been increased by 4.6 % due to the overhead in interconnection and controller area. However, performance gain of 10 % over the pipeline with fixed DII is obtained. The 5th order elliptic wave filter is synthesized in pipeline structure with 9 stages. Table 3 shows the The graph of Fig. 6 (a) shows the compatibility graph for the pipeline of Fig. 2 (c) . No edges are drawn in the graph. For pipeline implementation, three adders would be required. However, this could be improved as follows. For the design of a pipeline with minimal hardware, virtual operations are introduced. In pipeline, an operation is multiply instantiated as a virtual operation for each data initiation. An operation for each data initiation is distinguished by attaching subscripts for each operation instance. In Fig. 2 (c) , the virtual add operations in each pipeline partition are (+3 1 , +1 4 ), (+3 2 , +2 3 ), (+2 4 , +1 5 ). The compatibility graph for these virtual operations is presented synthesis results for the pipelines with various initiation sequences together with the pipelines with fixed DII values. The pipeline with initiation sequence of (4, 6) requires less area than that of the pipeline with fixed DII of 5. Results in the other rows demonstrate the throughput enhancement with small amounts of hardware overhead. Synthesis results for the AR filter [4] are presented in table 4. New points in design space that could not be obtained with fixed DIIs are synthesized in the pipeline structures with variable DIIs. In the pipelines with IS = (1, 3) and (3, 5), 14.4 % and 22.7 % of area could be saved without throughput loss, respectively. When IS = (5, 6), performance improvement both in throughput and in area was achieved. Fig. 8 shows the area overhead in the pipelines with variable DIIs. This figure compares the area of the pipelines in the first and second rows of table 4. In Fig. 8 (a) , the total number of gates for FUs is significantly reduced for the pipeline with variable DIIs (from 42964 to 33904). On the contrary, the number of gates for control and interconnection is increased from 1317 to 4009. Even though the percentage of control and interconnection is increased from 3 % to 10.5 %, the total area is significantly reduced in the pipeline with variable DIIs. In Fig. 8 (b) , the average DII for the pipeline structure with IS =(2,5) is 3.5 clock cycles, thus 12.5 % of performance gain is obtained. The number of gates for FUs is reduced from 33904 to 33320 (2 adders), while the total number of gates for control and interconnection is increased from 3260 to 4283. The total number of gates is increased by 1.2 % (37164 to 37603), because the amount of overhead in control and interconnection area is greater than that of benefits obtained in FUs. 12.5 % of throughput improvement is achieved with only 1.2 % of area overhead in the pipeline with variable DIIs.
of pipeline stages and pipeline partitions, the algorithm performs scheduling and allocation for maximal sharing of hardware modules. Comparing the synthesis results with the pipelines with fixed DIIs, significant improvement can be achieved both in speed and in area. Research is being continued for finding a method of selecting the initiation interval sequence that generates the pipeline structure with the best performance.
Design of a synthesis system for the pipeline structures with variable DIIs has been presented. By automatic synthesis of the pipelines with variable DIIs, a larger design space can be explored. In this paper, a novel algorithm for automatic synthesis of the pipelines with variable DIIs is proposed. After determining time-overlapping 
